Abstract: This paper addresses the behavioural modelling of digital integrated circuit buffers for performance assessment of high-speed data links. A new modelling technique, with several important advantages is described. All the require ments of black-box identification are met: the approach relies exclusively on the observation of the exte rnal port voltages and currents, thus allowing the extraction of models that mimic the operation of real devices without insight on their internal structure. Furthermore, unlike the standard algorithms currently used in EDA tools, the method described in this paper provides a straightforward solution to modelling the input-output behaviour. Good model performance in overclocking conditions is an important advantage. The paper also investigates the possibility of accounting for power-supply voltage variations and provides a simple solution.
Introduction
Nowadays, the design of modern electronic equipment requires the assessment of syste m performance in the very early design phase. Such an assessment, which is mainly achieved via the numerical simulation of interconnected structures, is aimed at predicting the transient evolution of the analogue signals flowing on system interconnects to detect possible malfunctioning and to promptly apply design corrections [1] [2] [3] [4] . In this framework, the availability of numerical models describing the external behaviour of digital integrated circuits (ICs) is of paramount importance.
IC ports act as nonlinear dynamical terminations for the interconnects at various levels within an electronic system (on printed circuits boards for example as shown in Fig. 1 ), thus strongly influencing the shape of signals on the interconnects themselves. Transistor-level descriptions are seldom available since they disclose confidential information on the internal structure and technology of devices. Even when provided by IC suppliers, in encrypted form, they lack portability, turn out to be greedy in terms of processor cycles and cannot effectively be used in a simulation environment. Owing to this, the best compromise is the development of behavioural models, that attempt to mimic the port electrical behaviour of devices (e.g., see Fig. 2a ) and that can be effectively estimated from the observation of the signals at the IC interfaces. 
Fig. 2. a) Typical structure of a digital IC with the relevant electric variables b) Generalized Thevenin model .
The standard solution in IC buffer modelling is offered by the Input/Output Buffer Information Specification (IBIS). IBIS assumes simplified equivalent circuits of typical buffer structures and provides guidelines for collecting the key features of devices (e.g., the static characteristics of the output port of a 3 buffer, the equivalent capacitance of the silicon die, the parameters of the equivalent circuit of the package,...) [5] [6] . Recently, other approaches that complement IBIS and provide improved accuracy for recent device technologies have been proposed [7] [8] [9] [10] [11] [12] [13] [14] .
However, all the state-of-the-art approaches share common limitations. The switching behaviour of devices is not always accurately reproduced; models often have troubles mimicking overclocking operation or spurious transition events. In some cases models have a very complex structure and cumbersome algorithms are used for parameter estimation.
IC Buffer Modelling
Consider the single-ended CMOS buffer in Fig. 2a . It represents the basic structure of the I/O interfaces between the internal core circuitry to the external interconnects. A ny model of such a device needs to implement a nonlinear dynamic mathematical relation binding the port voltage to the current variables, e.g. 2
. Nevertheless, most of the available models are built around a simpler
, where a system of weighting functions is used to account for the influence of the input voltage. This simplification facilitates the computation of model parameters from both simulation and measurement (e.g., see [7] and [8] ) but may lead to inaccuracies, specifically in the case of overclocking-related phenomena.
A Texas Instruments 8-bit bus transceiver (model name SN74ALVCH16973, nominal power supply Section 6 is specifically dedicated to modelling power-supply variations and all issues related to the topic are discussed therein.
Generalized Thevenin Model
In the proposed approach the Thevenin-like structure of Fig. 2b is used, where The only block requiring the use of elaborate identification tools is the linear filter. Indeed, this block needs to be compact and to accurately mimic the device's input-output dynamic behaviour.
Literature provides a wide range of possible approaches and the authors chose to rely on the well-known vector-fitting algorithm [15] in its relaxed version [16] . This technique is known to be robust, reliable and is readily available to potential users. The required input data consists in a set of n samples of the
. A cleverly cast least squares problem and an iterative pole-relocation algorithm are then used to compute a rational approximation of () Hj  .
Convergence is generally fast, requiring less than 10 iterations. It should be noted that the order of the filter, which corresponds to the total number of poles included in the rational approximation, depends on the desired accuracy vs. speed trade-off. However, given its simple structure, this type of system is very efficiently handled by SPICE tools even at higher orders. A detailed presentation of vector fitting is beyond the scope of this paper, one can refer to [15] , [16] and the references therein for additional information. amounting to a very compact model.
Fig. 4. Top panel: input voltage (random bit stream). Bottom panel: transient open circuit responses of the real device (solid line) and of the model (dashed line).
The second issue concerns conductances It's worth noting that steps 2) and 3) could be modified to allow a direct identification in time domain using time-domain vector fitting [17] . On a more general level, the Thevenin-like model in Fig. 2b. could be implemented in various ways. The identification of the 1 () ev block, for example, is a classical single-input-single-output dynamic system identification problem and a plethora of methods is available in academic literature: neural networks, polynomial filters or various heuristics (e.g., see [18] [19] [20] ). The authors preferred the Hammerstein approach for its straightforward implementation but also because the static characteristic of the device, which is of paramount importance, is modelled in accurate and explicit fashion. 
Simulation results
In this section, the Thevenin-like model is used to simulate a realistic interconnect structure consisting of the driver connected to a distributed load defined by a transmission line with a 60 Ohm characteristic impedance and 100 ps delay. The transmission line is terminated by a lumped equivalent of a receiver circuit represented by the shunt connection of a 7 pF capacitor.
The input waveform is the same as the one in Fig. 4 . The responses of the driver, of the Theveninlike model and of an IBIS model are shown in Fig. 7 . There is a very good agreement between the Thevenin response and the reference while the IBIS response exhibits misalignment phenomena each time a spurious transition occurs. This is not surprising, the crop-and-paste IBIS strategy has an intrinsic problem at high frequencies and this is precisely the issue that the Thevenin approach presented here addresses.
The waveforms in Fig. 7 were generated on a standard computer with an Intel(R) Core(TM) i5
processor and 4 GB RAM. A 10  speed-up was recorded for the Thevenin-like model with respect to the reference. This further confirms the strength of the proposed method and it's worth noting that the speedup is independent of the complexity of the original transistor model.
The eye diagram is one of the most efficient validation tools in the field of system integrity. Fig. 8 provides comparative eye diagrams for the reference driver and the Thevenin-like model using clock signals at three different frequencies: 333, 606 and 827 MHz respectively. A transmission line load with a characteristic impedance of 75 Ohm and a delay of 400 ps terminated on a 1pF far end capacitor in parallel with a 200 Ohm resistor was used. The match between the diagrams is almost perfect at lower frequencies and retains remarkable accuracy as the frequency increases. Note that at 827 MHz the driver is functioning in overclock conditions. Some signal integrity parameters have been collected in Table I 
Fig. 8. Eye diagrams comparing the driver response (solid black) and the model response (blue) at 333 MHz (top panel), 606 MHz (middle panel) and 827 MHz (bottom panel).

Relation to previous approaches
In IBIS models (or models generated by similar techniques such as [7] [8] [9] ) the output current of the buffer writes: from the device responses on two resistive loads via the solution of a least-squares problem (e.g., see [5] or [6] for details). This is also true for alternative approaches such as [8] or [9] .
The first advantage of the technique described in the present paper is the use of the structure in Fig.3 . This is a sound and accurate analytical model describing the input-output behaviour of the buffer while remaining SPICE-friendly, simple and robust. The importance of this issue was already recognized by the authors of [12] . Their approach was to use two coupled structures, each similar to the one in Fig. 3 , to model the pre-driver stage of a buffer. While leading to very accurate models, the method breaks away from the requirements of black-box modelling because it requires information on internal circuit nodes.
Furthermore it may not be used for some buffer architectures. These issues were circumvented by the solution proposed in this paper which also turns out to be more compact. Fig. 2b and equation (1) . In this case, the expression of the output current can be cast as follows:
Now consider
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Clearly, equations (2) and (3) are similar and it is interesting to note that the top-down approach of the authors (from circuit theory to macromodel) finally leads to a paradigm similar to the IBIS one obtained by a bottom-up approach (from transistor model to macromodel). Yet another difference appears when carefully comparing (2) and (3). In the case of the IBIS-based models, the two submodels H f and L f of (2) only account for fixed high and low state nominal values of the input, namely VDD and 0 respectively. The same hold for the approaches used in [8] or [9] , although improved, dynamic submodels are used. Instead, In the case Thevenin-like model, the inclusion of Hence, this study provides a reliable basic framework for future EDA tools. Furthermore, the approach is flexible and versatile and subsequent enhancements should easily fit on the established framework. Such enhancements may include additional model blocks accounting for higher order output port dynamics, model customizations accounting for specific device technologies or for environmentdependent parameters such as temperature.
